Development of readout ASIC for FPCCD vertex detector

Ħſ

2011.9.27 LCWS11 Tohoku Univ. Eriko Kato

T. Saito, K. Itagaki, H. Ikeda, Y. Sugimoto, Y. Takubo, A. Miyamoto, H. Sato, H. Yamamoto

FPCCD vertex detector

- Pixel occupancy < ~1%</p>
 - Large pixel occupancy in the Inner most
 - layer due to pair background events.
 - ➢ Fine Pixel
- Fine Pixel CCD(FPCCD)
 - geometry: 3 double layers
 - Pixel size: 5 × 5 um²
 - Sensitive region: 15 um (full depleted)
 - 20,000 × 128 pix/ch
 - − total #ch ~6,000ch
 - Total ~10¹⁰ pixels



Thickness 50um FPCCD sensor



Pair background

e⁻

 \mathbf{P}^+





20.000

Requirements to readout system Beam structure Readout speed > 10Mpix/sec ~200ms ~1ms Readout in inter-train time(200ms) - 20,000x128pix/200ms 1 train \sim 2600 bunches Signal level injected Noise level < 30e-</p> particle - Small signal : ~500epixel 15um Power consumption < 6mW/ch</p> 5um 5um Placed in -50°C cryostat ~500e ~1500e Total power consumption<100W

Develop readout system that meets these requirements

Prototype of readout ASIC

- Aim of prototype
 - readout speed>10Mpix/sec
 - Noise level < 30e-</p>
 - Power consumption<6mW/ch^{3rd} prototype
 - 2nd prototype of readout ASIC
 - 0.35umTSMC process
 - # of channels : 8 ch
 - Chip size: 4.3mm × 4.3mm

<figure>



Charge sharing ADC

mechanism

- 1. store signal at C_{SP} and C_{SN} and compare V_{QP} and V_{QM} . →determine most significant bit (MSB)
- 2. switch on either cp or cn, depending on result 1. →compare V_{OP} and V_{OM} →determine second bit
- 3. ... and so on..



Problems of 1st prototype

Limitation of Readout speed (1.5Mpix/sec)

- Possibility of current shortage to ADC comparator.
- Large jumps in ADC output
 - As an effect of stay capacitance, there is a possibility that capacitor ratio isn't corresponding to bit weight.



Changes in 2nd prototype

Countermeasure against readout speed limitation:

 Increase current supply to ADC comparator by increasing # of pins 80→100

Countermeasure against jumps in ADC count:

 Suppress the effect of stray capacitance attached to switches and in between GND.



Setup for 2nd prototype testing

- Implement logic circuit in FPGA.
- Data transfer via VME bus.
- SiTCP usable as well.



Readout speed of 2nd prototype

Verified 10Mpix/sec(100MHz CK) operation

Currently evaluating of linearity (Residual distribution)



noise level of 2nd prototype

11

Required noise level<30e-</p>

- Measured noise level ~41e-

 \succ currently evaluating noise features

(Gain ,LPF dependence etc..)



Power consumption counter measurements

- Required power consumption < 6mW/ch
 - Measured power consumption 30.8 mW/ch (\doteq simulation)
 - Digital analog power consumption in compatible order.
 - ➢ Drastic changes needed. Process:0.35um→0.25um(or 0.18um)
- changes in next prototype (analog)
 - enable to turn monitor circuit(analog buffer)off
 - Substitute LPF,CDS with low power consuming ABUF





Power consumption counter measurements

- Required power consumption < 6mW/ch
 - Measured power consumption 30.8mW/ch (\doteqdot simulation)
 - Digital analog power consumption in compatible order.
 - ➢ Drastic changes needed. Process:0.35um→0.25um(or 0.18um)
- changes in next prototype (digital)
 - Change so there is no DC current in LVTTLR(receiver for parameter setting signal.

current consumption:1.3mA/cell , maximum 22mA



summary

2nd prototype was developed to meet readout speed and noise level

- Readout speed
 - Succeeded in operating under 10Mpix/sec readout speed , which was difficult in 1st prototype.
- Noise level : 41e- (preliminary)
- Power consumption
 - Measured power consumption 30.8mW/ch
 - Through simulation , methods to achieve low power consumption are under review.

	Requirement	measurement
Readout speed	10Mpix/sec	10Mpix/sec
noise	30e-	41e-
Power consumption	6mW/ch	30.8mW/ch