

Development of Readout ASIC and Sensor for FPCCD Vertex Detector

E.Kato, H. Sato, H.Ikeda, K Itagaki,
A.Dubey, A.Ishikawa,T.Saito,
Y.Sugimoto, Y.Takubo, H.Yamamoto

FPCCD features

■ vertex detector


- High impact parameter resolution
- Accurate tracking



near IP

pixel occupancy ~1%


Beam structure



➤ Finely segmented pixel

■ FPCCD(FinePixelCCD)vertex detector


pixel size $5 \times 5 \mu\text{m}^2$



😊 high position resolution

☹ faint signal

thickness, epi : $15 \mu\text{m}$, Si $50 \mu\text{m}$



😊 low multiple coulomb scattering

fully depleted



😊 high 2 track separation

3 doublet geometry



😊 BG resilient

inter train readout



😊 no beam induced RF noise

total # pix: 1.6×10^{10}



☹ high speed readout

TOPIC

Requirements for CCD and readout ASIC ³

■ readout speed > 10Mpix/sec

- Readout all pixels within Inter train time(200ms)



■ signal meas. accuracy < 50 e-

- Faint signal level : ~500 e-
- Noise + AD conversion accuracy < 50 e-



■ power consumption < 6mW/ch (ASIC) < 10mW/ch (CCD)

- Placed in -40°C cryostat(-40°C)
- Total power consumption < 100W

➤ Develop readout ASIC & CCD that satisfies all requirements



ASIC Prototype

2nd prototype3rd prototype

Chip parameters	2 nd prototype	3 rd prototype
process	0.35um	0.25um
Chip area	4.3x4.3mm ²	3.7x3.75mm ²
Gain coverage(from CCD)	12.5~200 (8 steps)	32~64(2 steps)
# of channels	8ch	8ch
Input capacitance form CCD	20pF	3.2pF

Channel design



ASIC features & improvements 1



■ Power consumption

- Meas. 30.6 mW/ch → simulation 4.8mW/ch (peak 5.4mW/ch)

■ INL(integral non linearity)

- Shows curvature in linearity. Caused upstream circuits.

INL 17% → < 2%



ASIC features & improvements2


■ Radiation tolerance

- 3rd prototype implemented DICE FF: radiation hardened by design flip-flop with high single event effect(SEE) immunity.

■ baseband transmission

- 10Mpix/s = 100MHz ADC comparator CK
- Return zero → non return zero
- Longer high period(10ns), Easy sampling


2nd prototype: return zero



2012/10/23

Measured LVDS
output signal

3rd prototype: non return zero



2012 LCWS12 Arlington

Setup

VME based old system

readout board



SEABAS2 based system

1GbE



Compact for beam test

Short cables + FFC

higher Reliability@100MHz

SEABAS2 based new system

readout board






2nd prototype ASIC

Frequency dependence

8

- DNL@low frequency
 - DNL ± 1 LSB
 - MSB,2MSB displacement from bit weight
- DNL @high frequency (100MHz CK)
 - DNL ± 3 LSB
 - Due to displacement from bit weight, becomes meta-stable @ bit change. Thus causes bit jump @high freq.
- Process change + Speed control @3rd prototype



Measurement accuracy

$$\blacksquare \text{ meas. accuracy} = \sqrt{DNL^2 + \text{pedestal}^2}$$

<For 2nd prototype> (input capacitance=20pF)

meas. accuracy = ~16 e- **<30 e- required**

<For 3rd prototype> (input capacitance=3.2pF)

meas. accuracy = ~12 e- **<30 e- required**



2nd prototype

3rd prototype


100MHz CK

50MHz CK

50MHz CK



Improved!!



CCD prototype

■ FPCCD sensor prototype

Hamamatsu Photonics 2phase transfer CCD

<Pixel size : 12umx12um>

- Chip size: 8.2mm(H)x7.5mm(V)
- thickness: epi layer 15um, Si total 50um
- # of channels : 4 ch


➤ Tested!!

< Pixel size : 6umx6um>


- Horizontal shift register size 6umx12um
- thickness: epi layer 15um, Si total 50um

➤ Working! Now testing with 3rd prototype ASIC

12um² prototype



6um² prototype



$12\mu m$ CCD TEST WITH 2ND PROTOTYPE ASIC

Noise evaluation from pedestal distribution

■ dark current:


— hot pixel ($Q_{\text{hotpixel}} > 5\sigma_{\text{ccd}} + \langle Q_{\text{ccd}} \rangle$) temporal, temperature dependence well understood

— dark current suppressed under ILC conditions (200ms, -40°C)


■ Pedestal distribution: $\sigma_{(\text{dummy pixel})} \stackrel{\text{def}}{=} \sigma_{(\text{active pixel})} @ -40^{\circ}\text{C}$

noise: $\sim 55 \text{ e-}$ (ASIC indep. test within 16e-)

Time dependence




Temperature dependence



Sr90 β -ray measurement


■ Setup

Irrad unit: select 2MeV β -ray



■ Sr90($\sim 10^\circ\text{C}$, 2.5Mpix/s)

- Checked charge distribution with 2MeV β -ray
- Few charge leakage to adjacent pixels.



Fe55 X-ray measurement

■ setup


— irradiation time 10s, -40°C , 3000 frames

■ S/N : 37


Single pixel hit extraction

■ energy resolution: 120 eV


Single pixel hit




Fe55 hitmap



➤ Highly sensitive, low noise detector!



Fe55 spectrum



CTI measurement with Fe55

■ CTI(Charge Transfer Inefficiency)

- For high sensitivity, we need high transfer rate(CTE)
- (CTI is degraded by radiation damage)

$$- CTI \equiv - \frac{1}{Q_0} \frac{dQ_n}{dn_x}$$


Q_n : meas. signal level @ different regions

Q_0 : signal level @ closest region


CTI : charge loss per transfer

$$Q_n = Q_0 - CTI * n_x$$


Section when evaluating
horizontal transfer CTI



Section 1



Section 10




CTI meas. results with Fe55



transfer efficiency

- No significant inefficiency was seen
- Transfer rate of most extreme pixel within 1ch ILC sensor module is 97.9 % (largest number of pixels)

Horizontal transfer



Vertical transfer



Direction	CTI (per transfer)	Total CTE (%)
Horizontal	$(1.2 \pm 2.7) \times 10^{-6}$	98.0 ± 6.0 20,000transfer
Vertical	$(0.3 \pm 3.1) \times 10^{-5}$	99.9 ± 0.4 128transfer

Transfer efficiency @ most extreme pixel is **97.9 %**

Summary & plan

<SUMMARY>

- 3rd prototype ASIC is working!
- 12um CCD + 2nd prototype ASIC
 - Showed promising results
 - S/N, CTI, charge distribution etc
 - more test will be done with new & improved 3rd ASIC +
Finer segmented CCD.

<PLAN>

- 3rd prototype 100MHz CK operation
- 6um CCD + 3rd prototype ASIC
 - Fe55 S/N
- Large wafer + 3rd prototype ASIC
 - CTI measurement