



Development of Readout ASIC for Pair-monitor



Yutaro Sato
Tohoku Univ.
1st Oct. 2009



American Linear Collider
Physics Group

Pair-monitor is a silicon pixel detector to measure the beam profile at IP.

- The distribution of the pair B.G. is used.
 - The same charges with respect to the oncoming beam are scattered with large angle.
 - The scattered particles have information on beam shape.
- The location will be in front of the BeamCal.



We have developed

- performance study of pair-monitor .
- **development of the readout ASIC for the pair-monitor.**


Contents

- The development of the pair-monitor with SOI technology was started.
 - The first prototype which is only readout ASIC was produced.
 - The operation test was performed.

Development of Pair-monitor with SOI technology³

SOI (Silicon On Insulator) pixel detector

- The sensor and electronics are integrated in the SOI substrate.
 - **Monolithic device**, high speed, low power, thin device, low material




Pair-monitor

- Pixel size : $400 \times 400 \mu\text{m}^2$
- Radius : 10 cm
- Total number of pixel : **~200,000**





→ Monolithic device allows the elimination of bump-bonding process.



We started to develop the pair-monitor with SOI technology.
As the first step, only the readout electronics was produced.

Design concept of readout ASIC

- Pair-monitor measures the hit distribution of the pair B.G..
- Measurement is done for 16 parts in one train
 - for the time-dependent measurement.
 - 16 hit counts are stored at each part.
 - Count rate : $< 2.5 \text{ MHz} / (400\mu\text{m} \times 400\mu\text{m})$
 - Information of the energy deposit is not necessary.
- Data is read out during inter-train gaps. ($\sim 200 \text{ msec}$)





The prototype readout ASIC was designed to satisfy these concepts.

Design of readout ASIC

Design of readout ASIC

- 9 (3x3) readout pixels
 - Amplifier
 - comparator
 - 8-bit counter
 - to count the number of hits
 - 16 count-registers
 - to store hit counts
- Shift-register
 - to select a pixel from 9 pixels

Layout of prototype ASIC



Prototype of SOI chip


The prototype of the SOI chip was developed.

Prototype chip

- FD-SOI CMOS 0.2 μm process
- Chip size : 2.5 x 2.5mm²
- # of pixel : 9 (= 3x3)
- Only the readout ASIC was fabricated.
- Package : QFP80



Packaged ASIC




The production of the readout ASIC was done in Aug. 2009.

Test system



The operation test was performed.

Test system

- GNV-250 module was used for the operation and readout .
 - KEK-VME 6U module
- The test-sequence by GPIO is controlled by a PC.




The response of the shift-register was checked.



- The select signal rose at the third clock signal.


 The shift-register works correctly.

Response of pre-amplifier




The output of the pre-amplifier was checked.

Feedback capacitance : 0.1 [pF]



Feedback capacitance : 0.05 [pF]




The output from pre-amplifier was observed.
As expected, the gain was larger for smaller feedback capacitance.

Ch1 1.00 V Ω M 1.00 μ s A Ch1 \sim -440mV
Ch3 50.0mV Ω 30.00 %


Ch1 1.00 V Ω M 1.00 μ s A Ch1 \sim -440mV
Ch3 50.0mV Ω 30.00 %

Response of shaping-amplifier




The output of the shaping-amplifier was checked.


Pole-zero cancellation OFF



Pole-zero cancellation ON




The pole-zero cancellation works correctly.



The response of the 8-bit counter was checked.

- Gray code is used.
 - two successive values differ in only one bit.

Binary-code	Gray-code
000	000
001	001
010	011
011	010
100	110





The counter block works correctly.

Readout of hit counts

Readout of hit counts was checked.

- The hit count was stored at 4 MHz hit rate/ (400 μ m x 400 μ m) and read out from the count registers.




The correct hit counts were read out from count-register.

Noise characteristic (1)


Threshold scan was performed.

- Fit to error function (S-curve)



- Threshold : 6.886 ± 0.009 [mV]
- Noise : 0.7152 ± 0.0128 [mV]

The gain was estimated to convert the noise into equivalent noise electrons.




- Gain : 16.94 [mV/fC]

Noise : ~260 electrons

Noise characteristic (2)

The noise level was checked as a function of the detector capacitance.

- Each cell have different detector capacitance.



→ The noise level is 250 ~ 700 electrons.


➔ Noise is much smaller than typical signal level (~20,000 [e])

Stability of noise



The stability of the noise was checked.

- The noise was evaluated in adjusting the time constant of amplifier circuits.

Time constant of pre-amp.
(VGGP)



Time constant of shaping-amp.
(VGGS)



The noise level is stable (does not changed greatly).

Summary

- **Pair-monitor** is a silicon pixel detector to measure the beam profile at IP.
- **The development of the pair-monitor with SOI technology** was started.
 - The first prototype which is only readout ASIC was produce.
 - The operation test was performed.
 - All the ASIC components work correctly.
 - The noise level is much smaller than typical signal level.

Plan

- The irradiation test will be performed.

Thank you for listening!